You are given two circuits as shown in the figure,which consist of $NAND$ gates. Identify the logic operation carried out by the two circuits.

Vedclass pdf generator app on play store
Vedclass iOS app on app store
(N/A) In both the given circuits,$A$ and $B$ are the inputs and $Y$ is the output.
$(a)$ The output of the first $NAND$ gate is $\overline{A \cdot B}$. This output is fed into a second $NAND$ gate where both inputs are connected together. $A$ $NAND$ gate with both inputs connected acts as a $NOT$ gate. Therefore,the final output is $Y = \overline{(\overline{A \cdot B})} = A \cdot B$. Hence,this circuit functions as an $AND$ gate.
$(b)$ In this circuit,the first two $NAND$ gates have their inputs connected together,so they act as $NOT$ gates. The outputs are $\overline{A}$ and $\overline{B}$ respectively. These are then fed into a third $NAND$ gate. The final output is $Y = \overline{\overline{A} \cdot \overline{B}}$. By De Morgan's theorem,$\overline{\overline{A} \cdot \overline{B}} = \overline{\overline{A}} + \overline{\overline{B}} = A + B$. Hence,this circuit functions as an $OR$ gate.

Explore More

Similar Questions

For the given circuit,the input digital signals are applied at the terminals $A, B$ and $C$. What would be the output at the terminal $y$?

The Boolean relation at the output stage $Y$ for the following circuit is:

For the logic circuit shown,the truth table is:

The truth table for the following logic circuit is:

For the following combination of logic gates,when all the three inputs $A$,$B$ and $C$ are first 'high' and then 'low',the output $Y$ will be respectively.

Vedclass Products

For Students

Vedclass Test Series

Mock tests in real JEE/NEET style with performance analysis. 5-day free trial.

Start Free Trial
For Teachers

Exam Paper Generator

Generate Set A/B/C/D exam papers from 7.5L+ questions in 2 minutes. 3 chapters free.

Try Free
For Institutes

Online Exam Module

Live online exams with unlimited students, 360° analytics & white-label branding.

See Demo