The truth table for the given logic circuit i | vedclass

Name: Exam Paper Generator | JEE NEET Paper Generator | Vedclass
Brand: Vedclass
Rating: 5 (35 reviews)

Question

(B) The circuit consists of two $NAND$ gates whose outputs are fed into an $AND$ gate. Let the inputs be $A$ and $B$. The upper $NAND$ gate receives i

Vedclass · Accepted Answer

$A$$B$$C$$0$$0$$1$$0$$1$$0$$1$$0$$1$$1$$1$$0$

Vedclass · Answer

(B) The circuit consists of two $NAND$ gates whose outputs are fed into an $AND$ gate. Let the inputs be $A$ and $B$. The upper $NAND$ gate receives inputs $A$ and $B$,so its output is $\overline{A \cdot B}$. The lower $NAND$ gate receives inputs $\bar{A}$ (from the $NOT$ gate) and $B$,so its output is $\overline{\bar{A} \cdot B}$. The final output $C$ is the $AND$ operation of these two outputs: $C = (\overline{A \cdot B}) \cdot (\overline{\bar{A} \cdot B})$.Using De Morgan's theorem,$\overline{A \cdot B} = \bar{A} + \bar{B}$ and $\overline{\bar{A} \cdot B} = A + \bar{B}$.Thus,$C = (\bar{A} + \bar{B}) \cdot (A + \bar{B})$.Using the distributive law,$C = \bar{A}A + \bar{A}\bar{B} + \bar{B}A + \bar{B}\bar{B}$.Since $\bar{A}A = 0$ and $\bar{B}\bar{B} = \bar{B}$,we get $C = 0 + \bar{B}(\bar{A} + A) + \bar{B} = \bar{B}(1) + \bar{B} = \bar{B} + \bar{B} = \bar{B}$.Therefore,the output $C$ is the $NOT$ of $B$ $(\bar{B})$.| $A$ | $B$ | $C$ ||---|---|---|| $0$ | $0$ | $1$ || $0$ | $1$ | $0$ || $1$ | $0$ | $1$ || $1$ | $1$ | $0$ |

The truth table for the given logic circuit is:

Similar Questions

Select the outputs $Y$ of the combination of gates shown below for inputs $A = 0, B = 0$; $A = 1, B = 1$ and $A = 0, B = 1$ respectively.

In the given circuit, the binary inputs at $A$ and $B$ are both $1$ in one case and both $0$ in the next case. The respective outputs at $Y$ in these two cases will be

In the circuit shown, inputs $A$ and $B$ are in states $1$ and $0$ respectively. What is the only possible stable state of the outputs $X$ and $Y$?

The inputs to the digital circuit are as shown below. The output $Y$ is

The output $Y$ of the logic circuit given below is:

Vedclass Test Series

Exam Paper Generator

Online Exam Module